The gate-bias stress-induced threshold-voltage instability observed in lateral SiC MOSFETs is also present in fully processed SiC DMOSFETs, and the shifts are comparable in magnitude, and similar in their response to bias-stress time, gate-oxide field, and temperature (1). Therefore, it is highly likely that the same near-interfacial oxide trapping mechanisms are the cause of the observed instability in both the I D -V GS and I D -V DS characteristics of SiC power MOSFETs.
Bias stressing, while also allowing the rated current to flow through the channel of the power MOSFET, results in an increase in the threshold voltage (V T ) instability effect compared to gate-bias stressing alone. Although the effect of this ON-state stressing is only slightly worse when measured at high-current levels on a linear scale, it is significantly worse when measured at lower current levels on a logarithmic scale (2) . There occurs both a significant additional positive shift of the I D -V GS characteristic following a positive-bias stress and a negative shift and increased stretch-out of the subthreshold I-V characteristics following a negative-bias stress. The ON-state stress results in self-heating, so it is not surprising that similar room-temperature measurement results are obtained when bias stressing at elevated temperature-see Figure 1 (3). The initial increase in the positive shift following positive-bias stress goes away over time after the device has returned back to room temperature, and eventually results in a smaller positive shift than before the initial ON-state or high-temperature stress. It is not clear whether this is due to the annealing of interface traps or to some more complicated oxide-trap mechanism.
High-temperature stress alone without an applied bias does not increase V T instability. These results, coupled with recent results in the literature (4, 5) , suggest that this increased instability caused by high-temperature bias stressing is due to the activation of additional nearinterfacial oxide traps (3), which are then free to change charge state with a change in gate bias. Many of these newly activated oxide trap defects likely become inactive again following a return to room temperature-especially over time.
This charge trapping will obviously affect the operation of the power SiC DMOSFET. Even though it is difficult to measure the full effect of any gate bias stress due to the short times needed to change the charge state of those traps closest to the interface, the effect will nevertheless occur (6). Switching oxide-trap densities as large as 8×10 11 were calculated when measuring with ramp speeds of around 1 s.
Therefore it is imperative that the threshold voltage be set high enough to preclude increasing leakage current in the OFF state, when a negative field will be established across the gate oxide. This is in addition to any margin designed in for negative shifts at elevated temperature due to fewer charged interface traps as well as the increases in the intrinsic carrier concentration.
While it is critical not to increase the drain leakage in the blocking state, it is also important not to set the threshold too high, especially since increased threshold voltage may be coupled with lower effective mobility. Thus, it is important to accurately estimate the magnitude of the actual threshold-voltage instability so as to find the optimum threshold voltage to achieve the best combination of low OFF-state leakage with low ON-state resistance.
The application of various existing standard hightemperature bias-stress reliability tests such as HTGB and HTRB, which are designed to assess the long-term effect of these stress conditions on the operating characteristics of a device under test, will likely need to be modified, given the great sensitivity of the SiC MOSFET V T instability response to bias stress and temperature. Furthermore, it is important to determine the appropriate worst-case test and measurement conditions for a given circuit application, such as power conversion, and also to ensure that mobile ion drift is not masking potential reliability problems caused by charge trapping effects in near-interfacial oxide traps.
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